
COMMERCIALTEMPERATURERANGE
6
IDTCV133
PROGRAMMABLEFLEXPCCLOCKFORP4PROCESSOR
BYTE 0
Bit
Output(s) Affected
Description/Function
0
1
Type
Power On
0
LVDS, LVDS#
OutputEnable
Tristate
Enable
RW
1
SRC1, SRC1#
OutputEnable
Tristate
Enable
RW
1
2
SRC2, SRC2#
OutputEnable
Tristate
Enable
RW
1
3
SRC3, SRC3#
OutputEnable
Tristate
Enable
RW
1
4
SRC4, SRC4#
OutputEnable
Tristate
Enable
RW
1
5
SRC5, SRC5#
OutputEnable
Tristate
Enable
RW
1
6
Reserved
RW
1
7
CPU2, CPU2#/
OutputEnable
Tristate
Enable
RW
1
SRC7, SRC7#
BYTE 1
Bit
Output(s) Affected
Description/Function
0
1
Type
Power On
0
CPU[2:0], SRC[7,5:1],
Spread Spectrum mode enable
Spreadoff
Spread on
RW
0
PCI[3:0], PCIF[1:0]
1
CPU0, CPU0#
OutputEnable
Tristate
Enable
RW
1
2
CPU1, CPU1#
OutputEnable
Tristate
Enable
RW
1
3
Reserved
RW
1
4
REF
OutputEnable
Tristate
Enable
RW
1
5
USB48
OutputEnable
Tristate
Enable
RW
1
6
DOT96
OutputEnable
Tristate
Enable
RW
1
7
PCIF0
OutputEnable
Tristate
Enable
RW
1
BYTE 2
Bit
Output(s) Affected
Description/Function
0
1
Type
Power On
0
PCIF1
OutputEnable
Tristate
Enable
RW
1
Reserved
RW
1
2
Reserved
RW
1
3
Reserved
RW
1
4
PCI0
OutputEnable
Tristate
Enable
RW
1
5
PCI1
OutputEnable
Tristate
Enable
RW
1
6
PCI2
OutputEnable
Tristate
Enable
RW
1
7
PCI3
OutputEnable
Tristate
Enable
RW
1
CONTROLREGISTERS
N PROGRAMMING PROCEDURE
Use Index byte write.
For N programming, the user only needs to access Byte 12, Byte 13, and Byte 10.
1.
Write Byte 12 for CPU PLL N, CPU f = N* Resolution (see resolution table).
2.
Write Byte 13 for SRC PLL N, SRC f = N*0.666667, PCI = SRC f /3.
3.
Enable N Programming bit, Byte 10 bit 1. Once this bit is enabled, any N value will be changed on the fly.